



\sim		-	
()	_ ^	ΙN	Лς
V . I			/ I

_	

8

9

10

11

12

13

14

1

3 4

1. A method for generating an FPGA bitstream having bits representing configuration of the FPGA and bits controlling loading of the bitstream,

7 comprising:

generating an unencrypted bitstream including both the bits representing
the configuration of the FPGA and the bits controlling loading of the
bitstream; and
encrypting the bits representing the configuration of the FPGA using at

least one key; and combining the bits controlling loading of the bitstream with the encrypted bits representing the configuration of the FPGA to produce a partially encrypted bitstream.

15 16

17

2. The method of Claim 1 further comprising:

loading the partially encrypted bitstream into the FPGA;

decrypting the partially encrypted bitstream within the FPGA using the

20 key; and

configuring the FPGA using the decrypted bitstream.

22

21

23 3. The method of Claim 2 wherein the key for decrypting the bits representing the configuration of the FPGA is stored in the FPGA.

25

4. The method of Claim 3 wherein the key in the FPGA is stored in volatile memory that may be powered by a battery.

28

29

30

5. The method of Claim 3 wherein the key in the FPGA is stored in nonvolatile memory.





- 6. The method of Claim 1 wherein some bits controlling loading of the bitstream
- 2 provide an indication that the bits representing configuration of the FPGA are
- 3 encrypted.

4

- 5 7. A method for generating an FPGA bitstream having bits representing
- 6 configuration of the FPGA and bits controlling loading of the bitstream,
- 7 comprising:
- 8 providing an indication as to whether the bits representing configuration of
- 9 the FPGA are to be encrypted;
- generating an unencrypted bitstream including both the bits representing
- the configuration of the FPGA and the bits controlling loading of the
- bitstream; and
- if the indication indicates that the bits representing configuration of the FPGA are
- to be encrypted, encrypting the bits representing the configuration of the FPGA.